Multithreaded Processors
نویسندگان
چکیده
The instruction-level parallelism found in a conventional instruction stream is limited. Studies have shown the limits of processor utilization even for today's superscalar microprocessors. One solution is the additional utilization of more coarse-grained parallelism. The main approaches are the (single) chip multiprocessor and the multithreaded processor which optimize the throughput of multiprogramming workloads rather than single-thread performance. The chip multiprocessor integrates two or more complete processors on a single chip. Every unit of a processor is duplicated and used independently of its copies on the chip. In contrast, the multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. Unused instruction slots, which arise from pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the threads in the register sets. Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor such that the full issue bandwidth is utilized by potentially issuing instructions from different threads simultaneously. This survey paper explains and classifies the various multithreading techniques in research and in commercial microprocessors and compares multithreaded processors with chip multiprocessors.
منابع مشابه
Measuring the Performance of Multithreaded Processors
Nowadays, multithreaded architectures are becoming more and more popular. In fact, many processor vendors have already shipped processors with multithreaded features. Regardless of this push on multithreaded processors, still today there is not a clear procedure that defines how to measure the behavior of a multithreaded processor. This paper presents FAME, a new evaluation methodology aimed to...
متن کاملExploiting Thread-Level Parallelism on Simultaneous Multithreaded Processors
Exploiting Thread-Level Parallelism on Simultaneous Multithreaded Processors
متن کاملOperating System Scheduling for Chip Multithreaded Processors
This dissertation addresses operating system thread scheduling for chip multithreaded processors. Chip multithreaded processors are becoming mainstream thanks to their superior performance and power characteristics. Threads running concurrently on a chip multithreaded processor share the processor’s resources. Resource contention, and accordingly performance, depends on characteristics of the c...
متن کاملFunctional Unit Usage Based Thread Selection in a Simultaneous Multithreaded Processor
This paper proposes and evaluates a new mechanism for thread selection in simultaneous multithreaded processors that is based on functional unit(FU) usage information. The performance of any processor depends on the set of dependences that it can manage. In a multithreaded architecture there is an opportunity to manage structural dependences more effectively than in conventional superscalar pro...
متن کاملMultithreaded Parallel Computer Model with Performance Evaluation
The main contribution of this work is to introduce a multithreaded parallel computer model (MPCM), which has a number of multithreaded processors connected with an interconnection network. We have implemented some fundamental PRAM algorithms, such as prex sums and list ranking algorithms, and evaluated their performance. These algorithms achieved optimal speedup up to at least 16 processors.
متن کاملCacheless Instruction Fetch Mechanism for Multithreaded Processors
The speed difference between processors and memories has become to one of the biggest problem in designing memory systems. While this primarily limits fast sequential access to data in memory it also sets constraints to efficient instruction fetch. In computers using single threaded processors this latter problem has traditionally been partially solved by using instruction caches, but in fast m...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Comput. J.
دوره 45 شماره
صفحات -
تاریخ انتشار 2002